Analog-digital, digital-analog converter for a digital control system simulator by Lehtinen, B.
This Research Was Sponsored By
THE NATIONAL AERONAUTICS AND SPACE ADMINISTRATION
Research Grant NSG 36-60
And By
THE NATIONAL SCIENCE FOUNDATION
Research Grant NSF-GE-2546
NASA
ANALOG-DIGITAL, DIGITAL-
ANALOG CONVERTER FOR A DIGITAL
CONTROL SYSTEM SIMULATOR
Report No. EDC 1-65-34
C. K. Taft
Associate Professor of Engineering
The sis Advisor
Harry W. Mergler
Professor of Engineering
Principal Investigator on
!Research Grant NSG 36-60
By
Bruce Lehtinen
Control Systems Synthesis
And Digital Systems
Laboratories
https://ntrs.nasa.gov/search.jsp?R=19660010329 2020-03-16T22:46:07+00:00Z
The design and construction of a unit consisting of one
analog-to-digital converter, one digital-to-analog converter, and
digital control logic is described. The unit is used with a GEDA
real time analog computer and a digital logic synthesizer to make
possible the simulation of absolute and incremental digital control
systems having single digital feedback loops.
are utilized in the implementation of the AiD and D/A converters,
Portions of the GEDA
thereby making possible a reduction in the unit's overall cost.
The analog-to-digital and digital-to-analog converters
are analyzed, and predicted performance is compared to actual
observed performance. A sample simulation is presented to dem-
onstrate how the unit can be used, and complete operating and
calibration instructions are provided in the form of an operation
manus_!'"
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CHAPTER 1
INTRODUC TION
I.1 Introduction
Digital feedback control, characterized by closed loop
systems in which both command and feedback information are in dis-
crete or numerical form, is replacing or supplementing convention-
al analog (continuous) feedback control in some applications.
rages in using digital control are primarily those of:
A dvan-
i. Increased accuracy
Z. Ease of information storage
3. Greater reliability
4. Compatibility with large general purpose digital corn-.
pure rs
5. More reliable data transmission in the presence of
noise.
however, results in a system which is gen-
Reasons
In order to perform digital computations, continuous
signals must be represented by only a finite number
of states. When transitions from one state to anoth-
er occur, loop gain is effectively infinite.
Digital feedback control,
erally less stable than a corresponding all analog system.
for this are:
1.
2. Any calculation involving digital information requires
-1-
-2-
a finite time interval for completion, hence a time
lag will result between the time of measurement of
the desired input and system output and the corre-
sponding application of a corrective control signal.
These two problems due to 1) quantization and 2) sampling are inher-
ent in any digital control system. Much emphasis in digital control
system synthesis is placed on developing methods of compensation
for this decreased stability brought on by quantization and sampling.
The problem of compensator design for a digital control
system is similar to that of designing a controller for a conventional
analog control system. In an analog system, as the process to be
controlled increases in complexity, the analytical design of a suit_
able compensator becomes exceedingly difficult; therefore, an analog
computer is generally used to aid in determining a suitable control
scheme. The methods presently available for analyzing simple dig-
ital control systems, such as graphical convolution, time domain so-
lution on a digital computer, de.scribing function,phase plane, or ac-
tual construction are often slow or tedious to implement and tend to
give the designer information about only a particular class of _ys_:
terns, not an overall picture. Thus it is even more desirable to be
able to simulate digital system performance than it was for an ana-
log system.
-3-
arbitrary number of analog feedback loops can be simulated.
two main portions of the simulation facility are:
I.
i.Z The Hybrid Simulator
The purpose of this thesis is to'designa'_aci'lity on which
a digital control system having a single digital feedback loop and an
The
The Digital Synthesizer, built by the Case Numerical
Control Laboratory, on which can be assembled the
digital portions of a digital control system.
Z. The Goodyear Electronic Differential Analyzer,
.(GEDA), a g_neral purpose real-time analog compu-
ter, used by the Control Systems Synthesis group.
The continuous portion of the system may be simu-
lated •this facility.
It is then necessary to provide the interconnecting links---suitable
digital-to-analog and analog-to-digital conve rsion equipment---to
combine the Digital Synthesizer and the GEDA into a C_ritrol System
Simu!ator. Both the GEDA and the Digital Synthesizer can be rapid-
ly programmed on removable patchboards, hence the complete facil-
ity is flexible and can be used both for investigations of the dynamic s
of digital control systems as well as for classroom demonstration
and graduate and undergraduate laboratories. To better explain the
aims of this thesis, a brief explanation of the two basic types of dig-
ital control systems is in order.
-4-
I. 3 Absolute Digital Control
A single loop absolute digital control system is shown in
Fig. i. "Absolute" indicates th_ command and feedback information
appear as a coded digital number. In this system, the analog signal
representing the controlled variable is converted to a digital form by
means of an analog-to-digital (A/D) converter (encoder). This nurn_
bet is compared to a number representing the desired state of the
controlled variable command signal. If the two numbers are not
equal, a numerical error signal is generated to cause corrective ac-
tion. This error signal must first be converted back to an analog
quantity by a digital-to-analog (D/A) converter (decoder) before it
can exercise control on the process. The box marked "LOGIC" in-
cludes arithmetic logic for subtraction or comparison, any digital
compensation logic, and a register for storage of the latest value of
the computed error signal.
I.4 Incremental Digital Control
Fig. 2 shows a single loop incremental digital control
system. "Incremental" indicates that command and feedback data
are in the form of pulse trains, where each pulse represents an in-
crement of motion. Each time the controlled variable changes by a
-5-
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fixed increment or quanta, the quantizer (A/D Converter) emits a
plus or a minus pulse, depending upon the direction of motion, indi-
cating that the output has passed a fixed quanta level. These feed-
back pulses are summed with reference (command) pulses in a bi-
directional counter. The state of the bidirectional counter, usually
a binary number, represents the difference between the number of
past reference pulses received and the number of feedback pulses
emitted by the quantizer. Whenthe number of increments moved by
the controlled variable equals the number of increments of desired
motion, the number in the error counter is zero. The error number
is converted by a converter (decoder) to an analog error signalwhich
is then used to exercise control over the process. Additional digital
compensation logic may be employed but is not shown on this sim-
plified schematic.
1.5 Design Specifications for the A/D and D/A Converters
The Digital Control System Simulator should be capable
of simulating a single absolute or incremental digital control loop.
The main purpose of this thesis work was the design and construc-
tion of one D/A converter and one A/D converter, compatible with
both the Synthesizer and the GEDA.
-8-
The D/A converter designed must meet the following re-
quirements.
1....The digital input must be _ eight bit natural binary
number. Logic levels are to be .0 and olZ volts d. c.
Settling time for the output must be such that the
D/A converter is not the limiting factor in total sys-
tem response.
. The scale of the _alog output must be able to vary
so as to have 1, 2., 4, 8, 16, 32, and 64 volts per
binary bit. A mid scale input (128 binary) must pro-
duce a zero volt output.
Specifications for the A/D Converter are as follows:
It must perform as an absolute analog-to-digital con-
verter, simul_ing transducers such as an absolute
stmft-position encoder. It must convert a + 100 volt
d.c. signal into a natural binary number, biased
such that a zero volt input produces a binary output
of 128. The least significa.nt binary bit should cor-
respond to one volt.
2.
_T_,,'_ust perform as an incremental converter or
quantizer, simulating an incremental shaft position
encoder. Quanta size must be variable through 1, 2,
4, 8, 16, 32, to 64 volts per quanta.
o Absolute binary outputs must be either 0 or -12 volts.
Both asserted and negated forms of the output should
be available simultaneously.
o There must be two incremental (pulse) outputs, one
emitting pulses for a positive going input signal, the
other for a negative going signal. Each pulse is to
have a -17. volt amplitude and a minimum of three
microseconds duration.
-9-
. The converter must be able to convert a sine wave
with 100 volts half amplitude at a frequency of ten
cycles per second.
Additional specifications which apply to both the D/A and
the A/D converter are:
tl Both units must be able to be constructed at a sub-
stantially lower cost than any similar commercially
available items.
Reliability must be high. Drift must be low, on the
order of that present in the GEDA, Readjustment
should not be required more than every six months.
The number of different power supplies required
should be held to a minimum.
. Static accuracy: should be comparable to that of the
GEDA, or + 0.1 volt.
. Both the D/A mad the A/D should be conveniently
packaged for mounting near the GEDA. This insures
that any data to be transmitted over an appreciable
distance will be in digital form.
Since one of the main areas of use for the simulator will
be in the investigation of the dynamics of incremental or pulse-data
control systems, the converter package should include in it a four
bitbtnary bidirectional counter and anticoincidence circuit such that
a simple pulse-data loop can be programmed without requiring the
use of additional logic from the Digital Synthesizer. Thus a great
many systems can be studied without using the Synthesizer, thereby
-10-
freeing it for other uses.
1.6 Summa ry
The main purpose of this thesis is to designand construct
a unit containing one D/A converter, one A/D quantizer/encoder,
and one bidirectional counter plus anticoincidence circuit whichwhen
used with the GEDA real time analog computer and the DiEital Syn-
thesizer will permit the simulation of digital control systems having
single digital feedback loopa The complete facility will make it pos-
sible to study the digital control of processes with a wide variety of
dynamic characteristic s.
CHAPTE R Z
AITALOG-TO-DIGITAL AND DIGITAL-TO-ANALOG
' CoNvE RSION ME THODS
7.1 Introduction
At the present time there are numerous methods of ana-
log- digital conve r sion (the hyphenated expre s sion "analog- digital"
will be used when referring collectively to D/A and A/D conversion).
Not all of the presently used conversion methods are suitable forthe
purposes of this thesis. The main criteria for selecting the A/D and
D/A conversion methods which might be useful were:
1. The D/A converter must operate on parallel input
information and have a high enough output voltage to
accurately function with the analog computer.
Z. The A/D converter must simulate the action of both
an absolute shaft-position encoder and an increment-
al shaft-position quantizer.
3. The number of quanta used in the system must be
conveniently variable.
4. The, overall design must require a minimum of
equipment, both analog and digital.
With these criteria in mind, various converter types were examined
and the most promising type selected for actual design implementa-
tion.
-11 -
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2.2 Digital'to-Analog Conversion Methods
2.21 Introduction
The criteria restricting the digital input to parallel form
eliminated such serial D/A converters as the Shannon-Rack decoder,
which would require conversion first from parallel to serial digital
form prior to conversion to analog. Thus the types of D/A's consi-
dered were either of the weighted resistor type or the resistor lad-
de r type.
2.22 Voltage or Current Ladder Decoder I'2
Resistor ladder networks utilizing either n current or n
voltage sources which convert n bit parallel binary numbers to ana-
log voltages are shown in Fig. 3a and 3b. In order to obtain the sim-
plest overall design, aii digital (switching) portions of these convert-
ers should be transistorized sothat they can be operated directly
from Synthesizer logic modules. However, use of transistors limits
the range of the converter output voltage to about 25 volts, which is
near the normal maximum collector-to-emitter voltage of medium
speed switching transistors which should be used. Amplification
Superscripts refer to Bibliography. _" T
-13-
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would therefore be needed to boost the output up to i00 v. Very
low tolerance resistors would have to be used since adjustable trim-
ming resistors on each resistor leg would result in a circuit which
could be theoretically adjusted for the required accuracy but inprac-
tice would be unmanageable.
3
Z. Z3 Weighted Resistor Network
Fig. 4 shows a typical weighted resistor network or
"digital potentiometer. " The individual resistors can be adjustable
so that very low tolerance fixed resistors are not necessary; how-
ever, medium speed switching transistors can't withstand the volt-
ages required if the maximum converter output is to be + 100 volts.
Thus some additional amplification would be required.
2.24 Summing Amplifer with Switched Input Resistors 4
Fig. 5 depicts a method of decoding which requires the
use of a high gain d.c. amplifier and a set of binary weighted input
resistors. This circuit has the advantage that low voltage transis-
tors can be used to effectively switch a high reference v_ltage across
a series.of weighted resistors. Each bit resistance can be indivi-
dually adjusted with variable resistors nR (1-:_). R(1-:_) must be
-15-
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limited by selecting _ (where _ is a positive number less than i) so
thatltransistor collector-to-emitter_roltages don't ever exceed max-
imum ratings. The analog computerls reference voltage can serve
as-_ VRef. and an operational amplifier from the analog computer
can be used for the summingamplifer. Since the GEDA has a com-
mutator stabilization system which limits d.c. amplifier drift to
about 500 microvolts, the problem of_ decoder drift would also be
minimized.
2.25 D./A (Decoder) Selection
The summing amplifier with switched input resistors de-
coder was selected for implementation because it 1) allows low volt-
age switching transistors to be used, 2) needs no additional r.ef_rence
voltage supply, 3) can use lower tolerance fixed resistors with ad-
justable trimming resistors.
Z. 3 Analog,to-Digital Conversion Methods
Z. 3I
ad.c.
selection were not functional but ones of cost,
Introduction
There are many A/D converter types that will convert
voltage to a binary number, therefore the main criteria for
complexity, and re-
-18-
liability.
2.32 Electromechanical Position Servo with Shaft Position Encoder
An electromechanical position servo can be used to
drive a shaft position-to-digital converter as shown in Fig. 6. By
using an encoder with two properly located pickups per bit (encoder
tracks), the encoder could also function as a quantizer. Although
its performance as an encoder and quantizer would be suitable, such
problems as low bandwidth, friction and wear, and relatively high
cost of a dual-pickup-per_bit encoder rule it out as a possible solu-
tion.
1
2.33 Time Base Encoder
Fig, 7 shows a typical time base encoder employing a
linear sweep generator. A Itstartt_ sigr_l from the control logic
causes the sweep generator to produce an increasing output and al-
so opens the gate to allow the fixed frequency clock to feed pulses
into the counter. The gate is closed when the comparator indicates
the linear sweep and the input voltage are equal. The contents of
the counter, assuming correct scaling, is a digital representation
of the analog input. After some delay, the counter and sweep gen-
-zg-
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erator are reset and the process repeated. There are numerous
variations of this method (different comparators, staircase genera-
tor instead of the linear sweep generator) but the main drawbacks _.
are that the past output must be stored in an additional registerwhile
the comparison process is occurring, and the method is relatively
slow due to the fact that the counter must be at worst count¢dthrough
Zn states if the input corresponds to an n bit binary number. The
sweep or staircase generator output is also subject to inaccuracies.
2.34 Cascaded Stages Encoder 5' 1
Fig. 8 depicts an encoder which requires no counter or
pulse generator. The _alog input voltage iS compared first with a
fixed reference voltage. If it exceeds the voltage corresponding to
the r_ost signific_t bit (Sn), a true indication is given on line Sn,
the equivalent bit voltage is subtracted from the input, the result
multiplied by two and used as the input to the next less significant
stage. This converter can be quite fast as only n comparisons and
subtractions are required as the signal propagates down through to
the least significm_t stage. Problems involved however are the ac-
curacies of the comparators (which could be differential amplifiers
or Schrnitt triggers) and the implementation of the analog subtract_
-22-
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ors. In practice, subtractions and multiplications would be done
using n-1 summing amplifiers. For an eight bit converter, this
would mean tieing up seven GEDA operational amplifiers, which
would be too many in view of the fact that there are only twenty-four
available in all. Note also that this encoder requiresno storage re-
gister. This method may be quite advantageous when only two to
four bits of information are required as it can be completely patched
up, including the comparators, on the GEDA. The only external
circuitry required would be Schmitt triggers to convert high voltage
logic levels from the GEDA cornparators to low voltage levels suit-
able for Synthesizer logie4._'Fi_. 9 shows a two _it_'Converter capable
of converting positive input voltages only. Note that the sign of the
comparison mustalternate with each subsequent stage due to the in-
ve rsion in the multiply- subtract atop lille r.
Z. 35 Successive Approximation Encoder 6' 1
One of the fastest voltage encoders, a member of the
general class of feedback or comparison types is the successive ap-
proximation encoder. Fig. 10 shows a simplified block diagram of
such an encoder. With an analog voltage applied at the input, tim-
ing pulses 1 through Zn are generated by the ring counter. The first
-Z4 -
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pulse (Ti) sets the most significant bit. This bit is converted to an
analog voltage by the D/A converter, and the decoder output is com-
pared with the analog input voltage. If the D/A output is greater
than the analog input, the "and" gates are enabled and the second
timing pulse (Tz) resets the most significant flip flop. If the analog
input is greater than the D/A output, the "and" gate is disabled, and
the first flip-flop is left in the "set" state. This process iS repeated
with the lesser significant bits until timing pulse TZn after which
the timing cycle is repeated. For a rapid,full-scale change in the
analog input voltage, Zn timing pulses will be required before the
correct digital output is attained, whereas for the continuous bal-
ance method, which will be mentioned next, zn-1 pulses will be re-
quired. If however, the converter is never required to convert a
signal which changes by more than one quanta durLng the tota! cyc!e
time (T 1 through TZn ) speed of operation of the two types will be
comparable. The successive approximation encoder also requires
an n-bit ring counter or timing logic which, as will be seen, the
continuous balance method does not.
Z. 36 Continuous Balance Method
The continuous balance encoder is another feedback type
- Z7 -
which is known also as the servo or self-balancing encoder. There
are two sub-types of continuous bal_e enoodersj asynchronous and
synchronous.
Z. B61 Asynchronous Continuous Balance Encoder
Fig. 11 is a schematic of an asynchronous continuous bal-
ance encoder. Starting with zero input voltage, the Analog voltage
input is increased to + 1/Z quanta, the "up" trigger fires and causes
the bidirectional counter to count up one. This change in counter
state is sensed by the D/A converter,
and subtracted from the analog input.
converted to an analog si'gnal,
The error signal then goes
negative, resetting the "up" trigger and settles at a negative voltage
slightly more positive than -1/2 quanta. If the input now goes slight-
ly negative, the "down" trigger will fire causing the counter to be
counted down one and the error signal to settle at slightly less than
+I/2 clnanta. The slight difference rnet_tioned is due to hysteresis
which must be built into the loop to prevent the encoder from con-
tinuously cycling with the input fixed on a quanta line. For proper
encoder functioning, the analog input must never move another
quanta before the previous pulse has propagated completely around
the loop. Otherwise the second pulse will be lost and the encoder
-ZS-
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will cease to follow the input. This also means that any noise pre-
sent in the system or ripple on the analog input must not cause false
triggering else the encoder will be in error by one quanta and en-
coding will stop. This method has the advantages, however, that
no timing logic is required and that a change in state of the encoder
occurs not at a predetermined clock time but at the instant the input
reaches a quanta line. However, if the input signal contains an ap-
preciable noise component, it is preferable to use the synchronous
balance encoder which is discussed next.
Z. 36Z Synchronous Continuous Balance Encoder 7
The synchronous continuous 5alance encoder, shown in
Fig. 1Z, is quite similar to the asynchronous method. The action
of the encoder is the same as the asynchronous encoder except that
instead of counting the counter up and down with the trigger transi-
tions directly, the trigger output levels are used to gate constant
frequency clock pulses into the counter's "up" and "down" inputs.
Therefore, if noise or unusual input conditions cause the input to
change more rapidly than the converter can follow, one of the trig-
gers will keep its corresponding "and" gate enabled until equilibrium
is reached. However, due to its synchronous nature, counter tran-
-30-
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sitions can occur only at clock intervals; hence the converter output
is both quantized and s_mpled, unlike that of a shaft position encod-
er. If, however, the clock (sampling) frequency is made sufficient-
ly large, sampling effects can be made negligible and the overallen-
coder performance will very closely approximate that of the shaft
position encoder or (quantizer).
Z. 4 S._r}r and Conclusions
On the bags of minimum logic requirements and the I_OS-
sibility of avoiding intermediate storage registers, the synchronous
continuous balance method was chosen for the final A/D converter
design. This method can also be easily converted to asynchronous
operation provided that the analog voltage to be converted is suffi-
ciently noise free. This then would eliminate the sampling present
in the synchronous version, which might pose a problem, although
the sampling ratefor the con_tructedA/D was !0 kc w!_ich does nct in-
troduce an appreciable delay for most computations.
CHAPTER 3
DETAILED SYSTEM DESIGN
3.1 Introduction
r
In this chapter, the design of the complete system for
interconnecting the GEDA and the Synthesizer will be discussed.
The discussion covers threemain areas; 1) D/A converter design
2.) A/D converter design and 3) Design of an error counter and an-
ti-coincidence logic for use in simulating a pulse-data control sys-
tem. The final chapters will then be devoted to the analysis andper-
formance of each subsystem as well as examples of overall system
performance when simulating atypical control problem.
3.2 D/A Converter Design
The first portion of the system to be designed was the
D/A converter since a......._rn_!ar -n/A.... ___ __v_l_ ._-,_u_ for the syn-
chronous continuous balance method of A/D conversion which was
chosen for the encoder design.
3.21
13.
is binary 128 (I0000000).
Input- Output Dia g ram
The desired decoder characteristics are shown in Fig.
A zero d.c. voltFge appears at the output when the digital input
The output appears as a series of equally
- 3Z-
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/
spaced levels, K volts apart, where K is any positive number less
than one. Thus the largest output voltage corresponding to one
least_increment (quanta) input is one volt. In order to obtain a larg-
er quanta size, the number of allowable input bits must be reduced.
For example, if a one quanta input change must produce a 32V. out-
put change (3Zv. /quanta), set K=I and use only the three most sig-
nificant bits of the input, fixing the other five bits at "0". The max-
irnum allowable output voltage range is + 100 volts, which means
that binary input numbers Z29 through Z55 and 0 through Z8 wontt
normally be used except as extra states to prevent D/A "overflow. "
3_Z2 Typical Bit Design
The switched-inputl- resistor decoder operates on the
same principle as an analog computer summing amplifier; that is,
the basic input-output relationship that applies is:
eo -Rf
= (i)
e. R.
1 J.
where e. m_d e .are the input and output voltages respectively and
1 O
Rf and R. are the feedback and input resistors. This equation as-1
sumes the operational amplifier has infinite gain.
Fig. 14a. shows the arrangement for one bit of the de-
-35-
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coder. With the switch open, the output voltage is:
e = E Rf [ volts] (2)
0
R.
1
This condition corresponds to the bit being "on", ie. , the binary
digit for this particular bit position is a 1. If the switch is closed,
the effective input voltage wilt be zero (ground); hence the output
voltage must also be zero.
There are many advantages in using this circuit. The
problem is to obtain a aimple decoder that will switch high analog
voltages with reasonable speed when actua/ed by low level digital
voltages. The solution is as shown in Fig. 14b. One requirement
for accurate D/A conversion, a stable, well-regulated reference
voltage, was met by utilizing one of the GEDA's 200 volt reference
supplies. Compatibility with the Synthesizer outputs was insuredby
hsing a medium speed transistor (Q1), _milar to those used in Syn-
thesizer logic cards, for the transistor switch. The ZN1309 was
chosen because of its high beta (80-150), low leakage current (6_a),
relatively high maximum collector voltages (-30v.), and low collect-
or to emitter saturation voltage (-0. lv). _ was chosen such that the
voltage at point "c" of the voltage divider formed by resfstors (,1--_i
- 37 -
and _ R i never exceeds the maximum allowable collector voltage for
transistor QI" One GEDA amplifier was used to effectively sum and
amplify the weighted digital inputs. Resistors R 1 and R 2 were chos-
en so that with -1Z volts applied to point "a", Q1 is well into satura-
tion, and the collector very close to ground. Also, with point "a"
at ground, the base of Q1 is biased positively with respect to the
emitter to reduce the collector leakage current and make the tran-
sistor closely resemble an open switch. It is not necessary that (31
have either zero or infinite collector-to-emitter impedance, but on-
ly that the collector current be switched between two stable values.
If, however, the two states chosen are cutoff!and saturation, varia-
tions in collector current due to gain and temperature variations
will be minimized.
3. Z3 Actual Bit Design -
The equation describing the input-output relatlonshipfor
the D/A converter is:
a a 1 a
e = _ E Kf(_go +____+ no ...-fi-} (3)
x_ x_ 10 n
where a ,
o al' a are binary weights 0 or 1, which indicate then
presence or absence of a particular bit, and where R , R 1, .... R0 n
- 38-
are a series of binary weighted resistors. For an eight_bit con-
verter, equation ( 4 ) becomes:
a ° aI a_ + a 7
e° = -E Rf {i-i_R.+ -g_-R.+-_-R. ""_ } ( 4 )
1 1 1 1
E is specified as -ZOO v.d.c, from the GEDA reference supply.
With all bits "on", the total resistance seen by the _Z00 volt supply
128 ' R
to ground is -_R--_-2 . Total current drain from the -Z00 supply
was desired to be less than 5 ma, therefore the minimum value for
R is 80K ohms. This requires that the largest input resistance,
IZ8R, be i0. Z4 megohrns.
(max.) was chosen as 0. I,,which limits the voltage at
points "c" (Fig.14b.) to -20 volts when Q1 is cut off. This is well
within the maximum allowable collector-to-emitter voltage for a
2N1309 (-30 v. d. c. ).
To avoid using very expensive low tolerance input resis-
tors, _ R. resistors are wire wound variable resistors and (1-_)R.
1 1
are |$_deposited carbon fixed resistors. The l C/Otolerance assures
that the fixed resistanceswill not differ enough from nominal values
to cause difficulty when trimming up the bits with the variable re-
sistors. ThenomifiaI total input resistance values were finally sel-
ected as 75K, 150K, 300K, 600K, I.ZM, Z.4M, 4.8M, and 9.6M
- 39 -
ohms, most significant through least significant bit respectively.
B. 24 Detailed Conve;rter Diagram
Fig. 15 is the circuit diagram for the actual D/A con-
verter. The ideal desired operation can be described by noting
the most significant bit (marked "128") in Fig. 15. When this bit
is "1" (on), the transistor is cut off and a current flows to the input
of the operational amplifier produced by the -200 volt supply volt-
age impressed across the 68.1K resistor and 10K pot combination.
The operational amplifier thus produces an output voltage propor-
tional to the current flowing into its input. When the first bit
is off, the transistor is conducting in saturation and its collector
is at ground. Therefore no qrrent flows through the 1OK pot into
the operational amplifier and its output voltage is zero. Actual
operation may differ from the ideal because a) the transistor can-
not be :completely,_ut off, and b) a finite collect©r-to-emitter volt-
exists when the transistor is f_Urned full "on". A discussion of the
errors incurred because of these two reasons will be found in
Chapter 4.
Note in Fig. 15 that a +Z00 volt bias is included. The
bias resistance is made equal to the resista_tce of bit eight so that
when only bit eight is "on", the positive bias current cancels the
-40-
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negative bit current and the operational amplifier output is zero.
The operational amplifier feedback resistor, Rf, in
Fig. 15, is a plug-in variable decade resistor which is supplied
with the GEDA. As indicated previously, for a quanta size of one
volt, Rf must be adjusted to approximately 48K, depending upon the
actual bit resistor values.
3.3 A/D Converter Design
The synchronous balance A/D converter c_nsists of
three basic sections; bidirectional counter, D/A converter and sum-
ming amplifier,r and comparator. An overall system description
will be given and the design of each section then explained.
3.31 Input/Output Diagram
The A/D converter must provide two separate n,,,_,,,_.
- -- -- v _v E,,,_ tul 9
one incremental and one absolute. Fig. 16 shows the input/output
relations_hips for the converter, both incremental and absolute.
Fig. 16 (a) indicates that when the analog input voltage
is zero, the encoder output is 10000000. This number appears both
on binary output lines as 0 or -lZ volt levels and on a row of display
lights where an "on" light indicates a "1", off indicates a zero. Both
-4Z-
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the complement and asserted form of the number are available.
Note that the digital output change s when the analog input voltage i:
takes on integer values. This arrangement is arbitrary, and the
actual converter can be altered so that changes occur at one-half
volt points (ie., -0.5, 0.5, 1.5, 2.5, etc.) if so desired.
Fig. 16 (b) shows how incremental (pulse) outputs occur
for a typical analog input voltage variation. Two o_tput terminals
are provided; one for "+" and one of "-" incremental pulses, of -IZ
volt amplitude and 15 _ sec. duration. A pulse is emitted from the
"+" incremental output terminal each time the analog input voltage
assumes an integer value and is increasing positively. Similarly a
"-" pulse is emitted whenever the analog input voltage passes a
"quanta line" (integer voltage value) increasing negatively.
3.3Z Complete System Operation
The, overall A/D converter is shown in block diagram
form in Fig. 17. This diagram is an elaboration of Fig. 12, which
showed the basic synchronous continuous balance encoder. The con-
verter consists.of an eight bit binary bidirectional counter, a pair
of Schrnitt triggers for level sensing, a D/A converter of the type
previously discussed, and provisions for a lighted display, a synch.
-44-
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output, absolute outputs and incremental outputs. Overall system
operation can be best understood by referring to the timing diagram
of Fig. 18 and the block diagram of Fig. 17.
A typical triangular-wave analog input voltage is shown,
going from 0 v. to +3.5v. and back to 0v. Quanta size is 1.0 volt,
as indicated in Fig. 16. The D/A converter and summing point am°
plifier is biased such that when the analog input voltage is zero, the
counter contains 10000000 and the amplifier output is +Z0 volts. The
analog input is arnplfied and inverted by the summing amplifier so
that a 1.0v. change at the input appears as a -40._v. change at the
output. The two Schrnitt triggers serve as a comparator, produc-
ing -12. to 0 volt level changes whenever the amplifier output exceeds
+20.0 volts. Thus the two triggers combined have the characteris-
tics of a dead zone relay. The A/D clock is a free running ._._u!ti,;i-
brator, alternately producing "up count" and "down count" pulses
which are gated into the counter by the trigger outputs.
The A/D converter's operation will now be examined
for the given triangular-wave input. As the analog input passes zero
volts, the "up" t//gger flips from -12 to 0v. , thereby allowing an
"up" pulse to count the counter up by one. As the analog input goes
-47-
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from 0 to +1.0 volt, the amplifier output is going from +ZOv. to -ZOv.
When it reaches -ZOv. , the "up" trigger changes state once again,
but the counter is not counted up until the next A/D clock transition,
71_ sec. later. Note that limiters hold the amplifier output at -25v.
during this delay period so that the triggers aren't overdriven. Af-
te_ the clock counts the counter up, the change in counter state is
sensed by the D/A converter, which adds a voltage increment (40
volts) to that appearing at the amplifier output. Thus the amplifier
output rises past -20v. towards ground (to about +6v. in this case)
and resets the "up" trigger. This same action is repeated again as
the analog voltage goes to +3.5v. and back to 0v. The digital out-
put can be taken as the state of the counter (0v. = 10000000) or as
"*" and "-" pulses. Note that these pulses can onlyoccur at clock
translt_ons and therefore the converter input-output relationship is
not precisely that as shown in Fig. 16(b). The example given for
the timing diagram is typical of the case when the A/D clock fre-
quency is low compared to the slope of the analog input. For£urth_
discussion of this problem, see Chapter 4. Fig. 18 does not truly
describe the actual converter because:
1) Finite rise time of the summing amplifier has been
neglected.
- 49 -
z)
3)
4)
Limiters are assumed to be ideal.
All signals are assumed to be noise free.
Each count, when fed back, is assumed to cause an
exact 40 volt change in the summing amplifier out-
put.
Actual converter operation, including the above effects, will be ex-
amined in Chapter 4.
3.33 Design of D/A Converter-Summing Point SubsYstem
This portion of the A/D converter is quite similar tothe
D/A converter discussed in sections 3.2-3.24 with a few modifica-
tions. Fig. 19 shows the actual D/A and summing point assembly.
The D/A is driven from the reset outputs of the bidirectional count_
e r flip-flops.
The GEDA operational amplifier is connected into the
circ-.-.it by use of patchcords between amplifer input and output and
the appropriately marked jacks on the front of the converter. All
A/D converter adjustment pots are located on the back panel of the
unit. They include pots for bias adjustment, analog input weighting
(for minor quanta size variation), operational amplifier feedback
resistance (for hysteresis adjustment), and eight pots for D/A bit
adjustment. The circuit for limiting the GEDA amplifier output is
-50-
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a standard diode limiter circuit and providealin_it .voltages of about
8
+ Z5 volts.
Since a one count counter change should vary the ampli_
fier output voltage by 40 volts, and the bit resistance for the least
significant bit is nominally 9.6M_; the feedback resistance can be
calculated as:
e
o
Rf
-- -e° --1 R.
1
Rf
-- -(-Z00v.) = 40v.
". Rf = 1.92Mf_ nominal.
Now that Rf is specified, R a, the analog input resistance
can be specified, since for a one volt analog input change the am-
plifier output must change by 40 volts.
e -Rfo 40v. 1". 92 lvi_
_-_ _ iv. R.
° _ _.
1 I i
Therefore, R. = 48K nominal. The bias resistance, R b, was chos-1
en equal to the resist_ce of the most significant bit resistance (75K
nominal) since both are tied to reference voltages of equal magni-
tude but opposite polarity (_+ 200v.).
3.34 The Comparator
Choice of the analog comparator was based on the lot-
-52-
lowing c rite ria.
1) Rapidly changing digital output signals (0 to -IZv. )
must be produced whenever the analog input is
greater than a positive reference voltage or less
than a negative reference voltage.
2) The detection levels must be sufficiently high so
that maximum accuracy and repeatability can be
obtained from the GEDA amplifier.
3) The signals indicating positive and negative equal-
ity must appear on separate output lines.
Transistorized Schrnitt trigger circuits were chosen
_ts the :l_eveI detection (comparison) means because of their compati_-
bility with Synthesizer logic, good constant-temperature stability,
and high speed. Two triggers are used, one changing state when
the input reaches some negative reference voltage, and the other
doing the same for positively going voltages.
As a compromise, plus and minus 90 ,,,,I+.........
as the trigger levels_ high enough to prevent noise or voltage spikes
from causing false outputs and low enough so that the GEDA sum-
ming amplifier being used doesntt swing over its entire operating
range, thereby reducing bandwidth. (Due to non-linearities, am-
plifier bandwidth is lower for large output swings. )
The twin trigger circuits are shown in Fig, 20, The
-53-
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dlrcuits are complementary, being identical except for the type of
transistor used (PNP or NPN). An inverter is used on the "up"
trigger output so that both triggers, when activated, produce output
levels of zero volts, which are correct for gating pulses into the
bidirectional counte r.
The normal -1Zv.
curate enough for the Schrnitt trigger negative supply.
to -llv., + 1_. Regulationa Zener diode was used to regulate Vcc
against load current variations is not c_itical, because just before
either trigger trips, both QzIs are always on, and the current drain
from the =llv. supply is constant.
logic supply voltage !(_L 5_) was not ac-
The refore,
3.35 Bidirectional Counter and Logic
Fig. ZZ shows the bidirectional counter, clock, input
gating, and pulse output gating. The operation of this sub=system
is quite straight _orwarci, ]butwill be explained briefly.
Count pulse _ourcd (A/D clock) is the 10KC. free rm_ihg
multivibrator (FRMV) (5). (Numbers are those on Fig. ZZ and
refer to logic card locationa) The counter is composed of four
Type 30Z two bit binary bidirectional counter cards, Beingasyn_
chronous, the counter is quite simple and requires only Z4_ansis=
-56-
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tors. FRMV (5) alternately enables (sets at 0v. ) the up enable and
down enable lines. Also, suitable-12v, to 0v. transitions are pro,
duced on the pulse input lines (M and P) of Type 308 multi-input
gated pulse generator (MIGPG) (6). Up count pulses will occur
whenever FRMV (5) produces -IZv. to 0v. transitions on multi_in-
putGPG (6) line Mand GPG (6) line L is held at 0v. by the up out-
pu__t.tof the comparator. Similarly, the counter will be counted down
when positive going tranmstions appear at MIGPG (6) line P with
MIGPG (6) line N enabled by the comparator's dowr/l count output.
I,J,
Thus, counter transitions occur only at A/D clock transistions, and
the clock frequency is such that a worst-case counter carry propa_,
gation can be completed within one-half clock period.
The pulse output g_ing (Fig. Z3) permits the detection
of up and down counter transitions at any bit position (flip-flop).
The procedure for quanta size variation is simply to trigger "+" or
"-" pulse output gated pulse generators from lesser or more sig-
nificant counter bits. For example, if the finest quantization is de-
sired (Iv. per quanta), counter input pulses from IViIGPG (6) line S
are switched to the pulse inputs of GPG's (4), lines F and K, GPG
(4) enable lines, E and J, are permanently connected to counter u_.pp
-58-
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All counter flip-flop outputs (set and reset) are brought
out to the front panel in a shagle connector labeled ABSOLUTE OUT.
Also FRMV (5) line D is brought out in front as the SYNC output.
Use of these connections is made when constructing an absolute con-
trol system. Refer to Chapter 5 for further explanation.
3.4 Pulse Data System
The main use for the D/A and A/D converters designed
is in the investiga%ion of the dynamics of discrete (digital) control
systema One of the simplest types of digital control systems to
implement is the pulse-data or incremental system (Fig. Z). Al-
though simple, it produces many difficult problems in the area of
transient and steady state analysis with regard to stability, quanta
size, input type and amplitude, noise, drift, and nonlinearities in
the continuous (analog) portions. Thus there is still much to be
learned about pulse-data type systems, and more design techniques
for such systems need to be developed. It was therefore decided
to include the digital hardware for one pulse-data loop (counter and
anticoincidence circuit)with the A/D - D/A package.
3.41 Error Counter and Anticoincidence Circuit
Fig. 24 shows the pulse-data system logic. A four bit
- 59-
enable and down enable lines so that a "+" (up) transition can be
differentiated from a "-" (down) transition. If coarser quantization
is desired, say 8v. per quanta, the TOTAL QUANTA switch on the
front panel is turned to 3Z which will connect the outputs of the third
counter flip-flop, P8 and N 8, to pulse output GPG's (4). Now, only
every eighth pt_tse (of the same polarity) at MIGPG (6) line S will
effectively appear at the front panel PULSE OUTPUT terminals
("+" or "-" aside case may be).
Additional counter output connections are also noted on
Fig. ZZ and Fig. 17. The counter state is displayed on eight front
panel lights connected through light drivers to the counter "set" out-
puts (lines S and P). One exception is that "set" and "reset" desig-
nations on the most significant flip-flop are interchanged (RI0 and
$!0 ). This is done because when all flip-flops are reset by the man-
ual KESETbutton provided, the desired counter setting (correspond-
ing to an analog input of zero volts) is 10000000. The "reset" sides
of all flip-flops (N or 1%, except as just noted) are connected to the
corresponding D/A converter inputs. This is because the zero volt
level present at the "reset" side of a "set" flip-flop is correct for
causing the corresponding D/A bit to turn on.
\
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binary bidirectional counter, composed of two Type : 302 two bit
BDC cards, is used as the error counter. Maximum system error
is then limited to ÷7 or -8 quanta, which is sufficient for almostany
system.
Flip-flop (16) receives up and down count pulses from
the anticoincidence circuit outputs, NOR 2 gates (15), lines D and Idl
and controls the counter direction. MIGPG (6) (output K) delays
the input pulses so that count pulses don_t enter the counter until
the appropriate enable lines have been enabled.
The anticoincidence circuit is Of a standard design and
serves to prevent simultaneous or nearly simultaneous feedback or
reference pulses from causing loss of a pulse. Its operation can be
best understood with the aid of timing diagram of Fig. 25. Anti-
coincidence clock (FRIV[V (21)) causes reset pulses to be sent to
flip-flops (2), (13), (i),and (12) successively through pulse fre-
quency dividing flip-flops (ii)and (Z2). If a random pulse occurs
on the "+" reference input (see Fig. 25), flip-flop (2) will be set.
At the next clock time at which a -IZv. to zero transition occurs on
frequency divider flip-flop (ll), line F-D, flip-flop (2) will be reset.
A -12v. to 0v. transition on flip-flop (2),lifieD causes a negative
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pulse to be emitted from GPG (14), line D, and subsequently the
counter is Counted up by one.
Simultaneous occurrence of a reset and set pulse on,
for instance, flip-flop (Z), resulting in a lost pulse, is not a prob-
lem. This is because flip-flops (1), (2), (12) and (13) are basically
J-K types, thus they will change state upon simultanebus set and
reset pulses. The next clock pulse will then reset the flip-flop as
desired.
Near coincident set and reset pulses on flip-flops (1),
(Z), (12), or (13) could conceivably result in the production o£ "sIi- "
ver" pulses, whose widths are too narrow or heights too low to
properly trigger the gated pulse generators. This does not present
a problem because of the manner of attachment of the reset side
steering gates t '_enab!ing" resistors. .-he resistor is tied tothe re-
set output, which is at -lZv. when the flip-flop is reset, thereby
disabling the steering gate. In order for the steering gate to pass a
pulse, its resistor must have been at ground potential for approxi-
mately Z _t sec., determined by the RC combination of the gate.
This means that the set side must be at -1Zv. for at least Z_zsec.
before a reset pulse is allowed to change it back to (hr. Proper op-
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eration is thus assured, because a Z _sec. pulse is sufficiently wide
to trip a GPG. Note that set side steering gate resistors of flip-
flops (1), (Z), (1Z) and (13) are permanently grounded, there,by avoid-
ing any steering gate delay and allowing faster operation. Also,
the anticoincidence clock frequency must be more than twice as fast
as the maximum reference or feedback pulse frequencies to insure
that two input pulses never occur on the same line.before a re_e_tilng
clock pulse can occur.
3.5 Summary
The A/D converter, D/A converter, and pulse data sys-
tem just di_scu, ssed has been designed with primary attention to low
cost, simplicity, flexibility and reliability. Some of the advantages
and disadvantages can now be noted before discussion of actual per-
formance data and use in problem simulation.
The two D/A converters are both of the weighted resis-
tor type. This permitted use of less expensive higher tolerance re-
sistors than would have been required had a ladder type decoder :
been used. The numerous adjustable resistors required, however,
pose a real problem in "tuning" the converters for the desired ac-
curacy.
- 66 -
Use was made of both the GEDA + 200v. regulated d. c.
power supplie s and commutator stabilized ope rational amplifier s,
thereby saving on an added regulated power supply and practically
eliminating any drift introduced in amplification. Of course, the
unit, as designed, is pretty much limited to use with the GEDA, al-
though any similar + 100v. analog computer will do,
regulated supplie s are available.
The A/D converter simulates either a shaft position on-
coder or a quantizer. A slight sampling is present, however, but
will be shown to be negligible at normal GEDA operating frequen-
cles. Care must also be taken when using it in th_ _i,,+o _^_^ *-
avoid the ambiguity problem i_resent; at Counter tran._itions. The
sample problem in Chapter 5 will show how the ambiguity problem
can be overcome through proper synchronization.
A/D bandwidth will be shown to be primarily a function
of operational amplifier bandwidth, and thus is adequate considering
the required bandwidth of typical systems to be simulated. That is,
a higher bandwidth would not be of any particular advantage.
The adjustable bias adjustment and feedback gain ad-
justment for the A/D permit addition of hysteresis or shifting of
provided: + ZOOv.
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the zero point. Depending upon the accuracy of the A/D's omitD/A
adjustment, the A/D may have to have as much as Z0_of one quan-
ta hysteresis to avoid_undue noise. Such hysteresis is not uncom-
mon to actual encoders, however. All of the above mentioned char-
acteristics will be covered in more detail in Chapter 4 and 5 as the
encoder and system operation are discussed.
CHAPTER 4
ENCODER AND DECODER PERFORMANCE
ANALYSIS AND EVALUATION
4. 0 Introduction
In this chapter, a few definitions are first made, making
it possible to adequately describe A/D and D/A errors. Next, anal-
yses of D/A and A/D errors are conducted so that maximum con-
verter errors can be predicted and theoretical error bounds estab-
lished. Finally, actual operating data is compared to predicted val-
ues of converter error.
4, 1 A/D and D/A Performance Parameters
The A/D and D/A are designed primarily for use in sim-
ulating digital control systems where one is interested in the effect
of quanta size ( among other things) on stability. This emphasis on
quanta size-and quanta (switching) line placement lead to error defi__-_
itions based not on the analog input or output but on error as a per-
cent of one quanta. The following list serves to establish a guide-
line in judging the performance of the A/D and D/A 9' 10
(A) Static Error: This is defined as the error (inper-
cent of one qusnta) between the digital input/output
number and the measured static analo E output/in-
put voltage. For the designed A/D, the "static
analog input voltage" is the value of a very slowly
positively going analog signal when the digital out-
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put just changes (see Figure 16a). Thus A/D sta-
tic accuracy can be made only at quanta lines.
(B) Monotonicity: This is defined as the variation of
quanta size from the nominal value (one volt mini-
mum in the designed A/D and D/A). Monotonicity
is a measure of the variation in the incremental
slope of a converter Vs input/output relationship,
and it is most important that monotonicity be good
for accuracy in digital control system stability in-
ve stigations.
(c) Quantization Uncertainty: This is a measure of
the finite width of a quanta line. Due to noise and
hysteresis, a band of uncertainty will always sur-
round the quanta line s.
(D) Zero Offset: This is the deviation of the ouput
from the desired zero reading when the input is
zero. Zero offset is adjusted with the bias control.
(E)
(F)
Drift: This a measure of permanent changes inthe
_.,'_ ,',¢¢"_+ ...... _-'- iod of rime, dingJ.u_-g c r exclu
variations due to ambient temperature fluctuation.
Dynamic Error: All the previous definitions deal
with error occurring when the input is fixed (or
slowly....... eh_._-l_..._p. Dyr_mic error is the error in-
curred when the input is changing at a specified
rate. Causes can be sampling or presence of time
lags in the converter. Input rate of change is al-
ways specified when giving a dynamic error figure.
One term not mentioned above is absolute accuracy. Ab-
solute accuracy implies static accuracy referred to some recognized
absolute standard. Absolute accuracy will not be used in describing
the designed A/D or D/A, because only accuracy with respect tothe
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"local" standards, which are the GEDA reference voltages, is im-
portant for our purposes. It is this accuracy which determines the
overall problem simulation accuracy.
4.2 D/A Converter Error Analysis
The D/A converter, in addition to being used in a servo-
system forward loop to convert the digital error signal, appears a
part of the designed A/D converter. For this reason, an error an-
alysis applicable to both types will be made first.
4.21 D/A Converter Static Error
The static equation describing the ideal converter and
summing amplifier is :
n
V =[z
e i=l
a. (eon) + _ (eoff) i ] - Vb (_)
..._- ....
w L.JL_ .1[._1_- ;
V = D/A (summing amplifier) out pu:t voltage,
e
a. = Binary weight, 1 or O, for the i'th b_t.1
the bit is "on", 0 indicates "off"
1 indicates
a.
1
(e off)
= Complement of a._=l, T=O).
1
= Voltage contribution of i_th converter bit (a,=l).
i toY e.((eon )iareweightedbya factor of _ 21).
• = Voltage contribution of i_th converter bit (ai=O)1
to V e.
-71-
Ideally, V
e
V b = D.C. bias component of V •
e
n = Number of converter bits.
is accurately determined once the digital input (the set
of ai) is specified. In actuality, errors in circuit adjustment and
random voltage variation will cause V to differ from the ideal.
e
Therefore, an analysis will now be made in order to predict the
maximum variation of V from desired values.
e
In the static error analysis, errors introduced by ref-
erence and logic supply voltages are assumed negligible. Bit re-
sistance changes with temperature are also neglected because am-
blent temperature changes are small and all bit resistors are over-
sized to prevent self-heating.
sidereal, which cause (Son) i'
1)
z)
The three main error sources con-
(eoff) i' and V b to vary, are:
Bit resistor adjusting tolerance.
3)
"Off" transistor switch leakage current variation
with tempe rature.
"On" transistor switch saturation voltage v_ria-
tion with tempe rature.
These three error sources will first be examined and
then the maximum error in D/A output will be found.
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4.22 Bit Adjusting Errors
Bit adjusting errors are dependent upon the resolution
of the bit adjusting potentiometers. Finite potentiometer wire
width limits the exactness to which any bit resistance can be set.
The error incurred for one bit, expressed as an error component
in the summing amplifier output is:
(AVe.)adj = d_ [ (eon) i
I
" (eoff)i 1 (:6)
where _b is the ratio of the smallest resistance change which may
be made in a bit adjusting pot to the total bit resistance.
4. Z3 Transistor Switch Leakage Current
Figure Z6 shows a typical D/A converter bit, total bit
resistance R., plus the summing amplifier. Transistor Q. should
I I
ideally behave as an open switch (collector-to-emitter) when this
bit is to contribute to summing amplifier output V • This is not
e
possible in practice due to the collector leakage current. Thebase=
emitter junction of Q. is given a slight reverse bias, thereby limit-
1
ing collector current to slightly less than ICB O (collector leakage
current with emitter open and collector-emitter junction reverse
11 ....
biased).
-73-
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FIG. 26 - TYPICAL D/A CONVERTER
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As a worst case, it is assumed that a collector current
equal to ICB O will flow when Q'I is cut off. Then a current summa-
tion can be made at the collector, giving:
E-V.. V
ci ICB 0 + c.
= I
(l,_)R. _R--T
I 1
(:7)
(All currents and voltages will be taken as absolute magnitudes).
Solving for collector voltage V , we obtain:
C.
1
v : _ [ Z -R.ZCBo (Z- _)] (S0
C. I
1
which is a negative voltage. The voltage produced at the summing
__. a.____ _ -- t-- % a,D
amplifier U_l_U_ due _u this -"_ bit, k_on ! IA" i,£A .D _--_
Rfv
c. RfE1
(eon)i= _ R. - p R---q" 5 ICBO(I- _)
1 I
!(:9_)
(Note that{eon)i" . does__not refer to the case when transistor Q.I is
"on", but rather to Q. being "off" and the bi__tbeing "on").
I
The term RfIcB O (I - _ )in Equation {9 ) represents a
• This fact causes no error in V sinced. c. bias component of V e e
it is automatically taken into account when the D/A is adjusted.
Error can occur, however, due to the temperature-sensitivity of
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ICB O, for ICB 0
drives V more positive.
e
ICB 0 can be found as:
(AVe.)leak. -
1
increases with temperature. An increase inICB O
The change in (eon)i due to changes in
a (eon) i
a ICB 0
AIcB 0 (10)
P,f(i ICBO (ll)
Equation (11) indicates that an "ofF' transistor leakage current
change produces a change in output voltage that is the same for
each bit. Thus for an n bit converter, the maximum total output
change due to leakage is:
[ (AVei)leak. ] max. BO= nRf( I-_ )AI C
where, m = number of "on" bits (<_ n) and all _ 's are assumed
equal.
4.24 Transistor Switch Saturation Voltage
The "on" transistor switch varies from the ideal closed
switch model in that an appreciable collector-to-emitter voltage
exists for an "on" (saturated) transistor. This saturation voltage
'is temperature sensitive and thus may vary and cause converter
errors. The equation describing the itth "on" transistor switch
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is:
(%ff)i -- v (13)c. t3 R.
1 1
V is now the transistor collector-to-emitter saturation voltage
C.
(V c (sat.)). A change in V will produce a change in (eoff) i of:\ C.
6' - 1
Rf
e. c. [5 R.1 sat. _ 1
Because collector-to-emitter saturation voltage in-
creases negatively (for PNP transistors) as temperature increase_
(eoff) i will correspondingly go more positive. Note that the error
voltage introduced by a bit is inversely proportional to the bit re-
sistance. Assuming the change in saturation voltage, AV , isthe
C.
1
same for each bit, the most significant bit will cause the largest
error voltage to appear at the summing amplifier output.
4.3 A/D Converter Error Analysis
The first thing to be noted about A/D accuracy is that
statically, its accuracy is dependent directly on the accuracy of its
D/A converter. The A/DIs D/A is essentially the same as the oth-
er D/A, exc:ept that the summing amplifier gain is much higher.
However9 statically, the A/DWs accuracy depends upon two other
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factors; the trigger level settings and the summing amplifier gain.
The effect of these parameters and how they influence A/D hyster-
esis is discussed next.
4.31 A/D Static Accuracy
Figure Z7 is a time plot of the A/D summing amplifier
output (the A/D "error" signal) for a very slowly changing analog
input. With the aid of this diagram, an attempt will be made to
show the effects of errors in trigger level and summing amplifier
gain settings on static and dynamic performance. The main assuml_
tions made are that A/D clock frequency (cps) is much higherthan
the slope ' • , ) -_ -_-.... _^~ :....• ...,1+=.oo,,._+I._ t_,_n/A
is ideal (no error).
Summing amplifer output is shown in Figure Z7 for
five typical cases of A/D role-adjustment. For the actual convert-
er, desired comparator levels (4" VT) are + Z0v. Quanta lines oc-
cur at integer voltages, hence Q is an integer. The five cases can
be explained as follows:
Case I is the way the summing amplifier output should appear
for perfect comparator (+_ V_)and amplifier gain (R_) ad-
justment.
Case II shows both triggers adjusted to trigger high by 6
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0
FIG. Z7 - A/D SUMMING AMPLIFIER OUTPUTS
L
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volts (absolute magnitudes).
Case HI shows both comparator levels adjusted low by 6 voltS.
Case IV shows amplifier gain (Rf) adjusted high so that the
voltage increment fed back due to a one count change in the
A/D counter is Z(V T + 5).
Case V shows amplifier gain adjusted low so that a one count
change feeds back 2¥ T + 5 volts.
Although the above cases are typical examples of A/D
misalighment, actual converter error will be caused by a combin-
ation of the cases shown. The first step will be to explain what
happens in each case, and then the resultant errors willbeanalyze_i
Assuming exact D/A adjustment, most significant bit
resistance R, and least significant bit resistance 128R, the ampli-
fier feedback resistance for the eight bit _onverter (Rf) must be
such that:
E Rf
lZSR - zv T (15)
or
256 VTR
Rf = E !16)
Also, for correct input scaling, the analog input resistor, R ,
a
must be sized so that:
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E .Rf R.f
IZSR =
a
(I7,)
or
R = iz8o
a E
where Q is the quanta size (in volts). If R
a
(18)
and Rf are adjusted
exactly according to Equations (16)an_i _8)and + and _ trigger levels
(+ VT) are equal, the amplifier output will be as shown in Case I.
Each positive going discontinuity corresponds to a "+" pulse being
emitted on the incremental output and a negative going discontinu-
ity indicates occurrence of a "-" output pulse.
If all adjustments are correct except for comparator
level adjustments, summing amplifier outputs are as shown in
Cases H and IiI. Case II shows a converter with hysteresis. The
amount of hysteresis is given by:
6
Hysteresis = _ (19)
V T
Case IH is characterized by oscillation bands (shaded
areas) about the quanta lines. In Case HI, comparator levels are
set too low. Case IV is essentially the same, except that now Rf
(amplifier gain) is too large. In either case, such oscillations are
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undesirable, both because they put undue frequency demands on
the digital system portions which must accept the A/D output and
because accuracy at a quanta line is decreased.
Case V is the proper amplifier output for an actual
Since it is impossible to obtain Case I in practice, Rf
causing hysteresis to be
conve rte r.
{amplifier gain) is purposely decreased,
added to the converter equal to:
6
Hysteresis = 2V"'-T (Quanta)
The relationship between VT, R,
(20)
Rf, E and 6 to insure
a small amount ( 6/ZVT) of hysteresis is, for the designed eight
bit converter:
lZ8 e,. = z vT - 6 (zr)
which is a minor modification of Equation (15:).
the amplifier feedback resistance:
Solving for Rf,
128R
Rf = E (2V T- 6) (Z_)
Presence of hysteresis serves to prevent oscillation
near quanta lines when the analog input contains an appreciable
noise component. Hysteresis can be considered as an additional
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static error component and is the major cause of quantization un-
ce rtainty.
If trigger levels are not set a V T as desired, the over-
all effect is that of a bias (zero) level shift_ which is easily cor-
rected. Assume the negative level is set at -V T, but that:the pos-
itive level is set at V T - . This misalignment can be compensated
for by adjusting 1_ _ the analog input (scaling) resistance andclmng-
a
ing the bias adjustment. After the trigger levels have been _d'-
justed, the procedure is to ground the A/D input and adjust the bi-
as pot until the converter is on the verge of reading -1 quanta in-
stead of zero. Then increase the A/D input to full scale (100v.)
and adjust I_ so that just as the input passes 100v. _ the A/D read-
a
ing changes to 100. Thus, the trigger level "misadjustment" has
been eli,-nit, ted. in fact_ it is really not imperative that the levels
be _+ VT, but only that their difference be about Z VT-. Then l_aand
bias adjustments can compensate for any remaining errors.
In conclusions A/D static error is primarily dependent
upon D/A accuracy. In addition_ some hysteresis must be present
to stabilize operation when converting noisy inputs. Next_ high-
speed operation will be examined and bounds on conversion speed
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obtained.
4.32 High Speed Operation
Due to the synchronous nature of A/D operation, a
change in digital output occurs at a clock time, not at the exact in-
stant the analog input passes a quanta line. Th_ maximum delay
which might be incurred in waiting for a clock pulse is termed the
aperature time. Another factor influencing high speed performance
is the bandwidth of the summing amplifier. These two effects will
now be examined.
Figure Z8 shows sunuming amplifier output and A/D
clock output for a rapidly changing (ramp) input. When the analog
input passes quanta line Q + 1, D seconds are required before the
correct up count transistion occurs on the A/D clock output and an
up count is sent to the A/D counter. Hence the digital output lags
the input by D seconds. Supposing D is as large as possible (equal
to 7 A, the clock period), the maximum error incurred because of
sampling, in terms of quanta is:
's = "Am (Quanta) (23)
where m is the maximum allowable input slope. Obviously, E
s
can be reduced by either speeding up the A/D clock or by reducing
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the maximum allowable input slope.
can also be related to a sinusoidal input.s
input be:
V
a
whe re : A
f =
Then, d V
a
_:t
Let the
A sin f t (Z4)
Half-amplitude (Quanta)
cps
= Input slope = Z_fAcosZ_ft (Z5)
Maximum slope occurs at Z_ ft = + n_ and is equal
to ZlrfA (quanta/sec.). Substituting this slope into Equation (24),
E can be expressed as:
s
, = Z_fA7 A (Quanta) (_Z6')s
In designing the A/D, clock frequency is made as high
as possible, Clock frequency is limited by counter construction
and the type of logic used. For the designed A/D, this frequency
bound can be found as follows. Refer to Figure 2Z, the A/D count-
er schematic. Figure 29 is the A/D timing diagram for a rapidly
changing positive going analog input. Assume the bidirectional
counter is going through its "worst" positive transition, i.e.,
01111111 to 10000000, the one with the most carries. Six time delays
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encountered are shown in Figure zg. They are
7A = A/D clock period
L Typical logic element transition delay
time
v = MIGPG pulse width
P
T = Delay in settling carry enable lines
u
7 = Bidirectional counter carry propagation
c
time
T
e
= Summing amplifier rise time plus D/A
converter settling time.
For the configuration of Figure ZZ, all but _ and 7 are fixed.
A p
T is made greater than 7 to allow the up enable line to be fixed
p u
at ground and the down enable line to be disabled. Once these con-
ditions are established, the MIGPG output goes back to ground and
triggers the first counter flip=flop. Let T e (rnax.)be the maximum.
counter carry propagation time. The criteria for choosing 7 A is
then:
v + _c(max.) + VL < VA/Z (ZY)P
If Equation _(ZY)is not satisfied, counter carries wontt have time
to fully propagate on worst counter transitions_ and loss of count
can occur when an up pulse is followed VA/Z seconds later by a
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down pulse.
The counter delay, _L' can be measurably reduced by
using a synchronous counter. This was not done in the designed
AID because it was felt the additional speed gained in using a syn-
chronous counter wasnlt worth the increased complexity and cost.
could be decreased by driving up and down enable lines withone-
u
shots. Both enable lines would be normally disabled, and _ would
U
then be the time required to enable one line, not to simultaneously
enable and disable both line s.
An additional factor that helps increase operating speed
is the action of the + Z5v. limiters (see Figure Z8 and _igure Z?).
Because the counter is asynchronous, false intermediate states oc-
cur during transitions. When going from 01111111 to 10000000 for ex-
¢_A_¢_JL_, t, AA_ _UCCAAb_¢" ¢b_bl_CCC_J_y bGbZ_D UAJL bAA_ _:)bC3,b_ UUUUUUUU CI,_ I.,A.LqI_ L.;CLL TM
ry propagates down the counter before the last flip-flop finally trig-
gers and the counter settles at 10000000. The D/_A. senses these in-
termediate states, however, and initially V goes the "wrong way"
e
or as shown in Figure 27, more negative. If it weren't for the lim-
iters, the summing amplifier, due to its high gain, would tempor-
:arily saturate. Saturation would cause spikes and oscillation in the
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amplifier,output as it recovered from this temporary overload con-
dition, thereby effectively increasing T
e
4,4
and reducing speed.
D/A Conve rte r Pe rfo rmance Data
All measurements in analog-digital problem simula-
tions will normally be in terms of quanta. For this reason, all er-
rors, whether for D/A or A/D are expressed as percent of one
quanta. Percentage errors are then larger for small quanta size,
so that choice of quanta size for a particular problem simulation
is quite important.
For the D/A, smallest quanta size is 1 volt. It is now
possible to predict for the designed converter the maximum static
error caused by adjustment inaccuracies and variation of lealmge
current and saturation voltage with varying ambient temperature.
On the basis of the following data, conclusions can be made as to
the relative magnitudes of the error introduced by each of these
factors.
1)
2)
Transistors : 2N1309
Ambient temperature variation: 68c_. to 72°F.
Transistor data sheet _ivd_; _ori_T_4°F
a) AIcB 0 = O. 2 laa
- 90 °
s)
4)
s)
b) AV = O. 6 mv.
Ce(_at")!
Assume _ is 0.1 for each bit.
Potentiometer resolutinn was found to be one
part per thousand for normal manual adjustment;
since _ is 0.1 (pot resistance is 10 percent of to-
tal bit resistance), overall bit adjusting resolu-
tion (_b) is 0.01 percent.
Nominal resistance values are: Rf = 48K; bit re-
sistances are 75K, 150K, 300K, 600K, 1._M,
Z.4M, 4.8M, and 9.6M. Reference voltage (E)
is -ZOO volts.
Errors caused by leakage current variation are great-
est when the greatest number of ones appear on the D/A input.
This occurs at 01111111 (-1 quanta). Error caused by each bit is
Rf(l - _)AIcB O = 48K (I - 0.I) (0.Z x 10-6 ) = 0,009 volts. At
DIII1111,the error is 7 x 0.009 = .063 v., or 6.3 percdnt of one
lea st quanta.
Bit adjusting error is maximum at maximum output
(+ 100v.). It is a straight 0.01 percent, 0.01v., or 1 percent of
one quanta. This assumes, however, that all bit errors are cum-
ulative. In the normal adjusting procedure, bits are adjusted so
that some errors cancel each other. Thus it is safe to assume
that the wozst error is less than 1 percent.
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Saturation voltage variations can account for an error
Rf (. ooo6v. ) (4sK)
of: : (0.1) R. for onebit.
This error is a maximum for 01111111 also, where 1%. is 75K and error
1
(0.6my.) (48K)
is (0'i) (75K)- = "004 volts or 0.4 percent of one quanta. This
is small and can be neglected compared to leakage current errors.
Normally, for most problem simulations, no more than
five D/A bits will be used (8 volts/quanta). The 6.3 percent error
then becomes 0.8 percent which insures good accuracy in the simu-
lation re sults.
Figures 30 and 31 are plots of actual D/A output for in-
puts from -100 to +100. The tests were made by connecting the D/A
input with the A/D output and driving the A/D with a slow ramp volt-
:ag_, going from -100v. to +100v. The D/A output vs. the A/D input
was ithen plotted on an X-Y plotter, enabling each D/A output level
Robe recorded. The maximum quanta size error (change from the
desired monotonicity) can be seen to be 0.6v. (. 6 quanta) and occurs
in changing from +47 to +48 input. Maximum static error was 0.6v.
and occurred for +48, +64, and +80 inputs.
The fact that actual D/A error is much greater than pre-
dicted error indicates that the main cause of error is poor bit ad-
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justment. Bit adjusting accuracy was not within theoretical toler_
ances because voltage measurements could only be made to the near-
est tenth of a volt, (or one part per thousand) using the GEDA cali-
brating potentiometer. By use of a 0.01 percent digital voltmeter in
D/A calibration, the bit resistances could be adjusted to within the
theoretical tolerance; however, the accuracy obtained by using the
GEDA potentiometer is sufficient for all immediate applications.
D/A drift was found to be about 0.1 volt per month. This
is possibly due to GEDA reference voltage changes, and in normal
usage both GEDA reference voltages and D/A bias level should be re-
set once a month. D/A rise time is about 50 R sec., a factor which
should be insignificant since simulated process time constants will
be 10 to 1000 times larger.
4.5 A/D Converter Performance Data
A/D static error should be of the same magnitud_ as
that of the D/A, except for the contributions due to hysteresis and
noise. Figures 32 and 33 are results of tests identical to those pre-
sented in Figures 30 and 31 except that now along the abscissa are the
analog voltage increments at which the A/D should ideally switch.
The vertical presentation is due to the A/D output being converted
0
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back to analogform by the D/A. This is done to make it easier to
see the A/D switching points. The ramp voltage was run up to +100
volts, the plotter manually shifted down slightly, and then the ramp
decreased back to zero. A similar procedure was followed for nega-
tive inputs. In this way, hysteresis can be detected as the difference
in switch point locations for negative and positive going inputs.
Maximum static error for a positively increasing input
as seen in Figures 3Z and 33 is 0.5 quanta. (Note that a switch
should occur a tthe specified analog input voltage when the input is
positively going). Hysteresis can be seen to be about 0. Z volt (quan-
ta), which is enough to prevent noise spikes in the GEDA voltages
(A/D input) from causing continuous oscillation near switch points.
Figure 34 shows the results of a monotonicit 7 check, in which a ca_e-
fully calibrated slow speed ramp (1 v./sec. ) was applied at the A/D
input and the A/D summing amplifier output recorded on a strip
chart. Figure 34 indicates that quanta line spacing varied at most
by 0.1 volt from the desired value of 1.0 volt. Again, using a more
accurate calibrating voltmeter, the above errors could possibly be
reduced, but the present performance is adequate for the desired
simulations intended.
-98-
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the sampling error is:
_:s = 2w fA _rA
= fA(lOO s)
-- (6zs × 10-6) A f (Quanta)
Figure 35 is a plot of _,_ vs. A/D input frequency for
S
various input amplitudes. Assuming that dynamic error is desired
to be less than 0.05 quanta, problem frequencies must be less than
about 0.8 cps if A is allowed to be 100 quanta. For most uses, it is
convenient to lirnit problem natural frequencies to less than 1 cps
since at higher frequencies (10 cps and above) care must be taken in
problem board patching and inital condition switch manipulation,
For f < 1 cps, dynamic error, at most (A = 100), would be 0.06quan-
ta. Often, larger quanta size would be sel_,D_, smthat this error
t_ ...... + ^_ ....... _^_ ...... '_ be even less. For 8 vo._s"/'quanta',
.06 _ 0.8 percent of one (8 volt)quar_the maximum error would be --_
ta. In conclusion, since the GEDA can operate at very low frequen-
cy, a time scale can always be selected with the aid of Figure 35 so
that dynamic error i_s made sufficiently small.
4.6 Summary
The error data shown in Figures 30-34 can be summa-
- 99T, -
A bound on maximum allowable analog input slope for
any desired accuracy can be obtained theoretically. Knowing the dy-
namic error will then permit selection of appropr_te analog compu=
ter time scale so as to make such errors negligible.
In designing the A/D counter, the various delay times
were taken into account as follows (see Figure 29). T was found to
U
be 5 _ sec. for the designed counter. Thus 7 was made longer than
P
and equal to 8 _ sec.
U
stage, or 24 _ sec. total.
T
c(max.) was found to be 3 _ sec. per
Thus using Equa_lon(ZY), 7A> 66 _ sec.
However, the PULSE OUT pulses of the A/D may be fed into the four
bit ER/%OR COUNTER (viathe anticoincidence circuit). The ERROR
COUNTER is able to count bidirectionally with 15 }L sec. minimum
pulse spacing. As can be seen in_:Figure Z5, the anticoincidence
clock period ___ust be at least twice that, or 30 _ sec. This was in-
creased for safety to 40 Fz sec., ora,frequency of Z5KC. The anti-
coincidence can then accept pulses at the rate of one every Z × 40_s
= 80 }z s _r greater, hence the A/D clock period must be longer than
80}z s (10 KC for safety). Thus, we see that the A/D sampling fre-
quency is limited by the way in which the A/D is used.
For the designed system (A/D clock frequency 10KC),
-I01-
EoI.,
(Quanta)
O° 8
0.6
0.4
0.2
A = i00
A=I0
0 2 4 6 8 i0
f - cps
A/D Clock Frequency = I0 kc.
12
FIG. 35 - A/D DYNAMIC ERROR
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rized as follows.
D/A Specifications (Based on 100 quanta = 100v. )
i) Static Error : 0.6 volt
2) Monotor_i_ity : 0.6 volt
3) Zero Offset : i0000000 input produces 0volt
output
4) Drift : 0.1 volt ]month (approx.)
A/D Specifications
I) Static Error : 0.5 volt
Z) Monotonicity : 0.1 volt
3) Zero Offset : 0 volt input produces 10000000
output
4) Quantization
5)
Uncertainty (Hysteresis) : 0.2 volts
Dynamic Accuracy: See Figure 35
The above data is for a one volt quanta size and a + 100
quanta total range. All errors expressed in terms of percent of one
quanta are proportionately less for larger quar_a sizes, For exam-
• 5v
ple, at 16 volts per quanta, A/D static error is 1Tv x 100O[o : 3.2
percent of one quanta.
10 3 
CHAPTER 5
CONTROL SYSTEM SIMULATION
5.1 Introduction
In order to demonstrate the systemts flexibility and to
show how the designed A/D converter, D/A converter and pulse da-
m logic can be put to use, two typical system simulations will be
presented and comments made on the results thereby obtained.
5.2 Pulse Data S)rste m
Taft 12 has worked an example problem concerning the
stability of a certain class of pulse data systems, which will be pre-
sented here to demonstrate the capabilities of the designed analog-
digital simulation facility.
Consider a system as shown in Fig. 2, where the proce_ss
is linear with the transfer function:
yielding:
Kv
c.(.,) = , ,,..,, , (zg,)
S' (T2s ' + Z_Ts + I)
1
Time can be normalized by letting T _ = t , or s" =-_s,
KvT
ffll
_(s) = "s (sz + z _s + 1) (30)
The GEDA analog computer circuit for the pulse data
system of Fig. 2 with !_(s) as given by Equation(30) is shown in Fig.
-104-
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37, inclUding the A/D and D/A converter connections. Quanta size
was selected as 16 volts, and the problem was run in real time.
Taft_,_!sproblem was to determine the critical gain KvT at
which the system, starting at rest at a quanta line, will go into a
limit cycle if given a single pulse input. Fig. 38 shows that this
critical value lies between 0.5 and 0.6 for a system where _ = 0.3,
confirming Taft/'s results. Fig. 39, the critical KvT has been more
closely determined, and the system is seen to be stable for single
pulse inputs if KvT < 0. 571. Fig. 40 is a phase-space projection
on the 0 -_" plane of the same system showing both limit cycle and
non-limit cycle response. In each case, 0 was zero initially, the
error counter was at I000, and the auxilikr_/ switch open. A single
pulse was put into the counter, the _C_A_DA function switch turned to
OPERATE,, axld then the recorder sweep sttarted and auxiliary switch
closed simultaneously. Taft indicates that the system will go into
alimit cycle for larger inputs even though it is stable for a single
pulse input. This is demonstrated in Fig. 41, where an initial step
of four quanta was applied. Finally, it can be seen in Fig. 42 that
the same system which went into a limit cycle with KvT=0. 571 and
= 0.3, becomes stable if _ is increased to 0. 325. The results just
presented demonstrate the tTpe of problem for which the designed
-106-
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system was intended, however, by no means must the simulated
_ys_em bepulse9 _ata type. _
5.3 Sampled Data Systems
Digital systems in which information appears in absolute
form,_as in Fig. 1, cam also be simulated provided care i¢ taken to
synchronize the data extracted from the D/A. In addition, a "Hold"
register must be supplied to hold the past value of the digital error
(input to the Dt2_). Other than the synchronization problem, a sam-
pled (and quantized) digital system simulation is patched-up much
like a pulse data system. Fig.43 : shows how an absolute digital
control system with sampling might be simulated. This typical sys-
tem has a sample clock pulse which gates reference and feedback
information in parallel into a comparator which computes a digital
error signal. In order to use the designed A/D converter in the _
feedback loop, the sample clock should be at least 1000 times slower
than the A/D _lock (less than 10 cps. ) so that the A/D sampling ef-
fects can be neglected. In order not to gate the A/D output to the
comparator when the A/D counter is going through a transistion,
readout synchronization logic must be used as shown. The idea be-
hind this synchronization method is to interrogate the A/D (and ref-
erence input) only while A/D counter carry enable lines are being
-113-
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set (71). MIGPG B delay ( 7 z ) is made less than 71. Since 71 is
8 Dsec. , a_ Z of 3 _sec. will allow the A/D to be read out before
any counter transitions occur.
It is also possible to u$e the designed A/D converter in
an absolute digital control loop where sampling is not used. One
such system uses an absolute sign-only comparator for the feedback-
reference summing junction, and the comparison operation can be
done asynchronously. The A/D transition may cause unwanted
spikes in the comparator (and hence the D/A) output, but these can
be removed with a suitable low pass filter.
APPENDIX
OPERATION MANUAL
A. 1 General System Description
A unit containing an A/D converter, a D/A converter,
and a bidirectional counter and anti-coincidence circuit has been
designed for use in digital control system simulation on the GEDA
analog computer. In the following sections, complete instructions
as to the use of the unit are given, and adjustment and calibration
procedures are exl_lained.
A. 11 Functions
Figures A-_._!Iand A-Z are photographs of the units show-
ing switches, indicating lights, inputs, outputs, and adjustment lo-
The following list serves to explain the function of all
etc.
cations.
switche s,
FRONT PANEL
ON-OFF switch and pilot light
FUNCTION AND LOCATION
ON-OFF switch and pilot light
Lower right corner. Controls
+6v., -1gv., + Z00v. for the
A/D converter and all digital
logic.
Upper right hand side. Con=
- 115-
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ANALOG IN jack
AMP. IN and AM/'. OUT
jacks
PULSE OUT ( + and -)
jacks
TOTAL QUANTA switch
ABSOLUTE OUT connector
(A/D)
SYNC jack
'trols +6v., -IZv., + ZOOv.
for the D/A converter.
Banana jack on left hand side.
The analog signal to be con-
verted is inserted here.
Banana jacks on left hand
side. These are to be con-
nected with corresponding in-
put and output of a GEDA op-
erational amplifier for use as
part of the A/D converter.
Incremental A/D output jacks
(lower left). A -iZv. pulse
on "+" indicates the analog
input passed a quanta line go-
ing positively.
8 position switch. "Z56" po-
sition corresponds to quanti-
zation of 1 volt per quanta.
"Z" position corresponds to
coaraestquantization, or 128
volts per quanta.
25 pin connector. Contacts
c/_ntain natural binary repre-
sentation of the analog input
signal. Pins 1 through 8 are
for-12v, true representation
(mos_ significant bit is No. 8).
Pins 14 through 21 containthe
oneWs complement of the num-
ber in pins 1-8 respectively.
Lower right hand corner.
Provides an output from the
- 119-
DIGITAL OUTPUT
(128 through 1) (A/D)
DIGITAL INPUT
(lZ8 through I)(D/A)
D/A INPUT 6orme_-"_or
_u . m
D/A OUTPUT jack
RESET button
ERROR COUNTER OUTPUT
A/D clock for purposes of
readout synchronization.
Indicates state of A/D counter
(natural bins ry repre sentation
of A/D output). Light drivers
connect lights lZ8, 64, ...,
1 with ABSOLUTE OUT pins 8,
7, ..., 1 respectively.
Can be used to display the in-
put to the D/A converter.
Light drivers connect lights
128, 64, ..., 1, withD/AIN-
PUT connector pins 8, 7, ...,
1 re spectively.
Z5 pin connector. Pins Zl
through 14 connect with most
significant through least sig-
nificant D/A stages respec-
tively.
This is to be connected to a
GEDA amplifier input to make
up the D/A conve rte r.
Lower right corner. This al-
lows the A/D counter to be re-
set to mid-scale (100000000
display on the DIGITAL OUT-
PUT lights).
Z5 pin connector. Pins 21, 20,
19, and 18 are normally con-
nected with D/A INPUT pins
21, Z0, 19, and 18 respectively.
Pins 8, 7, 6, and 5 are nor-
mally connected with D/A IN=
PUT pins 8, 7, 6, and 5 for
- 120-
ERROR COUNTER INPUTS
+ REF. PULSE jack
- REF. PULSE jack
+ F. B. PULSE jack
- F. B. PULSE jack
light display.
Connections for anticoinci-
dence circuit inputs.
A pulse applied here will
count error counter up.
A pulse applied here will
count error counter down.
A pulse applied here will
count error counter down.
A pulse applied here will
count error counter up.
REAR PANEL
DIGITAL TO ANALOG
adjusting pots (single turn)
ANALOG TO DIGITAL
adjusting pots (single turn)
A/D BIAS pot (single
turn)
A/D F. B. pot (single
turn)
For adjusting each bit con-
tribution to the D/A con-
verter output. Clockwise
rotation increases the "on"
bit voltage contribution.
For adjusting bit contribu-
tion to the A/D converter
internal error signal.
Clockwise ro_at_)n ihcrea se s
the "on",bit voltage contri-
bution.
Counterclockwise rotation
increases (positively) A/D
zero level. (Norm_11y 0v.
=10000000 out).
Used to adjust the amount
of hysteresis in A/D con-
- 121 -
TRIGGER LEVELS (pots)
(single turn)
UP
DOWN
D/A BIAS pot (single turn)
POWER INPUT connector
verter.. Clockwi,4e _ro_ati_n
_creases hysteresis.
Adjusts the level at which
a negatively going ANALOG
I__Nvoltage will cause the
"up" trigger to fire. Clock-
wise increases the trigger
level.
A S_m_ts ;the level at which
a positively going ANALOG
IN voltage will cause the
"down" trigger to fire.
Clockwise increases the
trigger level.
Counterclockwise rotation
inc=_as_s: (positively) the
D/A "zero" output. (Nor-
mally, 10000000 in = 0 volts
out).
Pin 1, -12v_ ; connect to
-12v. supply.
Pin Z, 46v. ; connect to 45v.
supply.
Pin 3, D/A gnd. ; connect
to GEDA junction box term-
inal 15 and 16.
Pin 4, _200v. ; connect to
GEDA junction box termi-
nal 13 and 14.
- 122-
Pin 5, -200v. ; connect to
GEDA junction box termi-
nal 17.
Pin 6, digital and chassis
ground; connect to GEDA
junction box terminal 15 and
16.
A. 12 Supply Voltage Wiring Diagram
The preceding list serves as an overall checkl_s_'_vh_m .-_
operating the simulator. In addition, Figure A. 3, the supply voltage
wiring diagram, shows how the variuus sub-units (A/D counter, _rror.'
counter, etc.) are connected to the main supplies.
This takes care of general comments on the entire unit.
Next, the operation of each sub-unit will be discussed.
A. 2 A/D Converter
The theory behind the operation of the A/D converterwas
discussed in Chapter 3. The following is an explanation of the actual
A/D operating and adjusting procedures for both absolute and incre-
mental use.
A. gl Absolute Operation
The A/D converter can be set up to operate in an abso-
lute manner with a digital output in the form of an naturalb_r_
-123-
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ber. This mode of operation must be utilized when a digital (quan-
tized) sampled data control system is to be simulated. Often, non-
analytic codes are used to code digital information in an absolute
system; however, in any systems to be simulated using this A/D, a
natural binary code must be used, or provision must be made in the
userls logic for suitable code-to-code conversion. Also, the user
must supply a digital hold register for holding the past value of corn-
puted error.
Assuming the A/D has been properly adjusted and the
power cord connected, the procedure for putting the converter into
ope ration is as follows :
1)
2)
Select a desired scale factor. This can be 1, 2, 4,
8, 16, 32, or 84 volts per quanta.
Connect digital output wires (ABSOLUTE OUT con-
nector). Assuming that bit values are truewhen
the indicator lights are lit, make the connections
based on the following:
a) Pins 1 through 8 exhibit -12v. levels
when bit values are true. Pin 8 is the
most significant bit, and pin 1 is the
lea st.
b) Pins 14 through 21 exhibit 0v. levels
when bit values are true. Pin 21 is the
most significant bit, and pin 14 is the
least.
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c) Obtain the desired scale factor by con-
necting wires for the desired number
of bits (Z through 8) starting by con-
necting the most significant bit line to
pin 8 or pin Z1 (depending upon the
"truth" level desired, and connect the
remaining wires in order to the "less
significant" connector pins.
s) Connect the analog voltage to be converted to the
ANALOG IN jack.
41 Connect AMP. IN and AMP. OUT to the input and
output respectively of one GEDA operational am-
plifie r.
5) Warm up GEDA. Turn GEDA function switch to
LG.
6) Connect ANALOG IN to ground.
71 Turn on A/D. Indicator lights should _i_adi_
10000000. If not, push A/D RESET button to reset
converter to mid-scale (zero).
Connect a line from the userls logic to the con-
verter's SYNC output as shown in Figure 42.
This connection must be made to insure that an
A/D interrogating pulse does not occur at the in-
stant the A/D may be in transition. (at an A/D
clock time). Figure 42 shows one interrogating
circuit that can be built into the user's logic which
will prevent interrogation during transition times
as well as prevent ambiguity if the SYNC pulse oc_
curs simultaneously with the interrogate pulse.
The preceding instructions cover all cases where the
A/D output is taken as a binary number which is sampled periodical-
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ly by an external command logic supplied by the user. Such _amp-
ling should be done at a rate less than 10KC to minimize the effects
of the A/D sampling. The other case of A/D operation, that in which
the output information is taken as a pair of pulse trains, is the type
for which the converter was specifically designed. Due to the fact
that the logic required to manipulate these trains is quite simple
compared to that required in an absolute system, a bidirectional
counter and anticoincidence circuit was incorporated into the overall
design. Next, the procedure for setting up a "pulse data" (incre-
mental) control loop will be -cc_rered.
A. g2 Incremental Operation
Again assuming the A/D has been adjusted, the steps in
setting up the converter for incremental operatinn are as follows:
1) Repeat steps l, 3, and 4 as under "Absolute Opera-
ti:6n _' '
Z) Instead of making connections as under step g of
Sect. AZ. 1, connect PULSE OUT 4 to F. B. PULSE+_
and PULSE OUT- to F. B. PULSE-. This assumes
that the built-in bidirectional counter and anticoin-
cidence circuit are to be used.
3) Set A/D QUANTA switch a_cording to the desired
scA_le factor. That is:
for 1 volt/quanta, set the switch at Z56
for 2 volt/quanta, sert the switch at 128
- 127 -
4)
s)
6)
for 4 volt/quanta, set the switch at 64
for 8 volt/quanta, set the switch at 32
for 16 volt/quanta, set the switch at 16
for 32 volt/quanta, set the switch at 8
for 64 volt/quanta, set the switch at 4
for 128 volt/quanta, set the switch at 2
Warm up GEDA. Turn GEDA function switch to
I.C.
Connect ANALOG IN to ground.
Turn on A/D. Indicator lights should read 7
10000000. If not, pushA/D RESET button to reset
A/D to told-scale (zero).
A. 23 Adjustment and Calibration--A/D Converter
A quick check of A/D accuracy can be made by tracing _ :::
out a curve on a X-Y plotter such as is shown in Figure 30. Set up
one of the GEDA integrators so that it integrated a step input to pro-
duce a slowly rising ramp voltage (one volt per second). Using a
piece of accurately ruled graph paper in the plotter, adjust the X-ax-
is gain so that a full-scale sweep occurs for 0 to 100 volts input. Ob-
tain the 100 volt calibrating signal from a GEDA potentiometer. Con-
nect the A/D ABSOLUTE OUT to the D/A INPUT. Feed the D/A out-
put to the plotter Y-axis and adjust the plotter and /or. D/A gain to
obtain a full-scale reading with the D/A output at 100 (11100100 = +100,
00011010 = -100). Connect the integrator output to the ANALOG IN
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and plotter X-axis, and plot out the A/Des response to this slow ramp
input. Y-axis step changes (D/A output) should occur at equal incre-
ments of A/D input. Repeat the test for ramps of both polarities.
If the results of this check indicate too much A/D "roughness 'l and
misalighrnent, the following adjustment procedure must be carried
out.
The potentiometers which must be adjusted are: com-
parator levels U_and Down Trigger Levels), A/D bias level, A/D
feedback resistance, analog input resistance, and D/A bit re sis_ :
tances (8). Since there are so many adjustments to make, it is im-
perative that a systematic procedure be followed each time readjust-
The following is one suggested adJuBtment proce-sent ie required.
dure.
1) Turn GEDA on. Put GEDA function switch on
STANDBY.
2) With converter on benchp connect up power using
power cord oxtension
3) Connect AMP. IN and AMP. OUT to input and out-
put of a GEDA amplifler.
4) Connect ANALOG IN Jack to the wiper of a GEDA
i
pot, set up for a Uminus0V output voltage.
The UP and DOWN TRIGGER LEVELS are now ready to
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be adjusted.
s) Monitor AMP. OUT with the GEDA voltmeter or
a sensitive voltmeter such as a 0.01 percent dig-
ital voltmeter.
6) Turn on A/D and turn GEDA function switch to
I.C.
Manually increase (negatively) the voltage applied
to ANALOG IN and observe the value of AMP.
OU_____Tvoltage after which an abrhpt change occurs.
Decrease the input voltage to zero and repeat, ad-
justing the DOWN TRIGGER LEVEL potentiomet-
er until the trigger fires at exactly -20. 0v.
s) Repeat step 6, but uee a positive input voltage
and keep readjusting the UP TRIGGER LEVEL
l_bt until the U__P_Ptrigger fires at exactly +20. u0v.
The next sub-system to be adjusted is the A/D's D/A
conve rte r.
9) Turn off A/D and put GEDA in STAN,IDBY.
1N\ Disconnect plug marked _'Lih/ilrJ_R"_ located on
circuit board marked "D/A". This removes lim-
iters and built-ln feedback resistor from circuit.
11) Remove jumper from GEDA amplifier output to
AMP. OUT jack.
lZ) Patch a variable resistor across the GEDA am-
plifier. This resistor should be set at about 30K
initially.
13) Disconnect the A/D clock by removing the FRMV
card from card location 5. Replace this clock
with a slow speed mutivibrator (2-10 cps) such as
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a Wang variable frequency pulse generator. Con-
nect one pulse generator to pin M, card location
15, and the complementary pulse signal to pin P,
card location 15.
14) Connect a variable d. c. supply (up to ! Z5 v.) to
the AMP. OUT jack. The A/D counter can now
be counted up or down at a slow rate by increas-
ing the d. c. supply voltage enough to trigger the
UP or the DOWN trigger. This will facilitate the
job of checking out the D/A output for all possi-
ble input numbers (states of the A/D counter).
15) Turn the GEDA to I. C. and the A/D ON.
16) Push RESET to reset the A/D counter to mid-
scale.
17) Monitor the GEDA amplifier output on a voltmet-
er (D.V.M. or GEDA standard potentiometer)
and adjust the A/D BIAS pot until the amplifier
output is zero.
Now begins the D/A bit adjusting procedure. The main
idea is to have each bit voltage contribution in the amplifier output
differ from its neighbor by a factor of 2. Two main restrictions will
cause trouble in making the adjustments. First, each bit voltage
contribution must be such that it is possible to adjust the other bits,
increasing or decreasing by powers of Z, without coming to the end
of a pot. Also, no pot must be turned to within less than 10 percent
of the end where it exhibits zero resistance. This insures against
excessive noise amplification when a bit is in the "off" state.
//
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18) Count the A/D counter down until all indicator lights
are off.
19) Adjust the patched-in feedback resistor on the GEDA
amplifier until the amplifier output is 64.0v. Use
the following table of desired voltage values for
various primary :counter readings.
C ount er
Reading
00000000
00000001
i0
..... I00
.... i000
--- I0000
-- 1-00000
01000000
10000000
z0)
Desired Amplifier Counter Desired Amplifier
Output Voltage Reading Output Voltage
-64, 0v. I0000001 +0.5
-63. 5 i0000010 i.0
-63. 0 ..... i00 2. 0
-6Z. 0 .... i000 4.0
-60.0 ---i0000 8.0
-56.0 -_i00000 16.0
-48.0 1I000000 32.0
-32.0 iiiiiiii 63.5
00.0
Count the counter up and successively adjust each bit
voltage to the value indicated on the above chart. It
is a good idea to check to see that the friid-scale read-
ing still produces 0v. output after each adjustment has
been made. If necessary, bring it back to zero with the
A/D BIAS pot.
21) If the D/A is completely out of adjustment at the out-
set, steps 17 through Z0 may have to be repeated a
number of times so as to be able to bring all bits into
line without running any one adjusting potentiometer to
either end of its travel.
22)
-After each of the eight bits has been adjusted singly,
or in combination with the most significant bit, other
combinations may be checked and further corrections
made to distribute any errors present m qre evenly
over a range of output values.
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zs) Reconnect the A/D for normal operation. Apply
a +100v. signal to ANALOG IN. Adjust ANALOG
IN pot so that just as the applied analog voltage
reaches +100v. (increasing slowly positive) the
DIGITAL OUTPUT reads 11100100 (+100). Repeat
using a slowly increasing (negatively) signal and
readjust ANALOG INpot so that the A/D counter
reads 000111000 _-100) just as the ANALOG IN
signal reaches -100v.
z4) A/D F. B. pot must now be adjusted. It controls
the amount of hysteresis present in the A/D. Ap-
ply a low frequency (< 5 cps) sine wave of a few
volts amplitude to the converter. Look at AMP.
OUT oR an oscilloscope. Slowly turn A/D F. B.
pot-'--_lockwise. Stop when multiple oscillations
can be observed at a trigger transition in the AMP.
OUT signal. Turn back the A/D F. B. pot Slight-
ly to insure that no multiple oscillations, caused
by too little hysteresis occur.
Now that the A/D converter has been adjusted, :a check
"to verify its operation can be made.
A, Z 4 A /D Che ckout
A check for A/D linearity and absolute accuracy can be
made by recording the AMP. OUT wave form in response to a slow
(quasi-static) ramp input.
1) Set up a GEDA integrator such that KC for the in-
tegrator is about 10 seconds. Apply a step input
of 10 volts and adjust the integrator resistor so :
that the output ramp is exactly 1.00v./sec. This
can be done using a stopwatch and checking the
integrater output after a 100 second run.
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z)
3)
4)
Having set up an integrator which puts out a lv. /
sec. ramp, attach a strip chart recorder, with a
one second time marker built in, to AMP. OUT.
Apply the lv./sec, ramp to ANALOG IN and re-
cord AMP. OUT on the strip chart. The result
should be a sawtooth wave with a 1.00 second per-
iod.
The strip chart record can be examined for any
irregularities in sawtooth period, and thus any
repetitive errors caused by bit misadjustment can
be quickly located.
A. 3 D/A Converter
The D/A converter has been covered in chapter 3 as well
as in the preceding section A. g, since the D/A converter used is es-
sentially identical to the D/A converter found as part of the A/D con-
ve rte r.
A. 31 D/A Operation
The procedure for operating the D/A is as follows:
1)
z)
3)
Select the number of input bits required.
Connect the most significant bit line (,0v. "t_ue")
to D/A INPUT connector, pin Z1. Lesser signifi-
cant bit lines should be connected to pins 20, 19,
--- down to 14, respectively. Any bit locations
not being used must be tied to ground.
If the digital signal to, be converted is to be dis-
played on the DIGITAL INPUT lights, connect the
most significant bit line (-1gv. "true") to pin 8.
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6)
Lesser significant bit lines should be connected
to pins 7, 6, --- down to 1 respectively.
Connect the D/A OUTPUT jack to the input of a
GEDA amplifier.
Patch a one megohrn variable decade resistor
across the GEDA amplifier. The actual value at
which the variable resistor should be set depends
upon the desired quanta aize. The setting proce-
dure is to first set in the maximum number as in-
put to the D/A. Knowing what analog output volt-
age this input should produce, adjust the decade
resistor until the amplifier output is at the de-
sired lev_t. This output voltage can be checked
with the GEDA calibrating potentiometer.
Turn the D/A on with the switch located in the
up_er right hand corner of the front panel.
A. 32 D/A Adjustment Procedure
Adjustment of the D/A converter is essentially the same
as adjustment of the A/Dts D/A converter. The adjusting procedure
is as follows:
1) Set up the D/A for operation as in steps 1 through
5 in section A. 31. Use as inputs to the D!A the
ABSOLUTE OUT output of the AID converter.
2) Set the digital input to 10000000 and adjust the
D/A BIAS pot until the D/A output is zero volts.
s) Adjust each D/A bit by successively applying var-
ious input numbers by varying the analog input to
the A/D, following the procedure in steps 17
through 22 of section A. 23 for the A/Dis D[A.
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A. 4 Error Counter and Anticoincidence Circuit Operation
A single pulse data control loop can be simulated by us-
ing the A/D converter, D/A converter, and the error counter and
anticoincidence circuit included in the unit. Connections for the er-
ror counter are provided at the top center of the front panel.
The counter has four bits, and may be reset to 1000 with
the ERROR COUNTER RESET button. Counter output lines are t_rm-
inated in the ERROR COUNTER OUTPUT connector.
and 4 are permanently grounded, and pins 5, 6,
true" outputs, 5 being the least significant bit.
outputs ("_v. true") are pins 18, 19, ZO, and Zl,
significant.
Pins 1, Z, 3,
7, and 8 are ",Igv.
The complementary
18 being the least
Pins 14, 15, 16, and 17 are permanently tied to -1gv.
_- REF. PULSE and + F. B. PULSE inputs are wired to
the anticoincidence circuit such that a pulse on the J_ REF. PULSE
line will count the counter up, and a pulse on the+ F. B. PULSE
line will count the counter down; similarly for -F. B. PULSE _nd
-REF. PULSE inputs.
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A. 5 Parts Costs
The following is a breakdown of the approximate cost of
reproducing one D/A converter, one A/D converter, and one error
counter plus anticoincidence circuit, complete with chassis.
1) D/A Converter
a) D/A
b)
Resistors 14.00
P otentiomete r s Z0.00
Transistors - 9.00
43. O0
Miscellaneous Hardware and Indicator
Lights - - = - 24.00
A/D Converter
a) D/A
TOTAL $67.00
Same as (la)
b) Miscellaneous Resistors, Pots,
43. O0
and
Diode s IZ. O0
c) Parts for Logic Cards
4- Type 302 B.D.C. Cards
I/Z- NOR g Card
1 - FRMV Card
Z/3- NOR 1 Card
l/Z- Type 308 MIGPG Card
........ Z8.00
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3)
4)
d) Comparator (Schrnitt Triggers) .... 10.00
e) Miscellaneous Hardware and Indicator
Lights 40.00
TOTAL $133.00
Error Counter and Anticoincidence Circuit
a) Parts for Logic Cards
b)
7 - Type 311 RSTT Flip-flop Cards
Z - Type 30Z B.D.C. Cards
1 - FRlVIV Card
1 - NORZ Card
i - Type 214G. P.G. Card
1/3 - NOR I Card
1/2 - Type 308 MIGPG Card
37. O0
lVliscellaneous Hardware and Indicator
Lights
C_ssis (l.=hn_ and Material)
.... 18.00
TOTAL $55.00
Estimated .... $75.00
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